



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

09/986,277

11/08/2001

Hideki Takahashi

215551US2

5052

22850

7590

03/06/2003

OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.  
1940 DUKE STREET  
ALEXANDRIA, VA 22314

EXAMINER

LEWIS, MONICA

ART UNIT

PAPER NUMBER

2822

DATE MAILED: 03/06/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/986,277

Applicant(s)

TAKAHASHI, HIDEKI

Examiner

Monica Lewis

Art Unit

2822

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 11 December 2002.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-13 and 21-32 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-13 and 21-32 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☒ The proposed drawing correction filed on 11 December 2002 is: a) ☒ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 8 6) ☐ Other:

### **DETAILED ACTION**

1. This action is in response to the amendment filed December 11, 2002.

#### ***Response to Arguments***

2. Applicant's arguments with respect to claims 1-13 and 21-32 have been considered but are moot in view of the new ground(s) of rejection.

#### ***Information Disclosure Statement***

3. The information disclosure statement filed 12/27/02 fails to comply with the provisions of 37 CFR 1.97, 1.98 and MPEP § 609 because of the following: a) the references must be identified by inventor; and b) there is no PTO-1449 or PTO/SB/08A or its equivalent. It has been placed in the application file, but the information referred to therein has not been considered as to the merits. Applicant is advised that the date of any re-submission of any item of information contained in this information disclosure statement or the submission of any missing element(s) will be the date of submission for purposes of determining compliance with the requirements based on the time of filing the statement, including all certification requirements for statements under 37 CFR 1.97(e). See MPEP § 609 ¶ C(1).

#### ***Specification***

4. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

#### ***Claim Rejections - 35 USC § 112***

5. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Art Unit: 2822

6. Claims 3-5 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. It is not clear what is meant by the following: a) "formed in a predetermined direction" (See Claim 3); and b) "formed in said predetermined direction" (See Claim 3). Claims 4 and 5 depend directly or indirectly from a rejected claim and are, therefore, also rejected under 35 U.S.C. 112, second paragraph for the reasons set above.

***Claim Rejections - 35 USC § 103***

7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

8. Claims 1-11 and 21-32, as far as understood, are rejected under 35 U.S.C. 103(a) as obvious over Takahashi (U.S. Patent No. 5,960,264) in view of Osawa (U.S. Patent No. 6,501,129).

In regards to claim 1, Takahashi discloses the following:

a) a first semiconductor layer (41) of a first conductivity type having first and second major surfaces (See Figure 3);

b) a second semiconductor layer (46) of a second conductivity type formed on the first major surface of said first semiconductor layer (See Figure 3);

c) a third semiconductor layer (42) of the second conductivity type formed on said second semiconductor layer (See Figure 3);

d) a fourth semiconductor layer (43) of the first conductivity type formed on said third semiconductor layer (See Figure 3);

Art Unit: 2822

e) at least one first trench and at least one second trench arranged to penetrate through at least said fourth semiconductor layer from a surface of said fourth semiconductor layer (See Figure 3);

f) a first semiconductor region (44) of the second conductivity type selectively formed in said surface of said fourth semiconductor layer vicinal to said at least one first trench (See Figure 3);

g) a first insulating film (48) formed on an internal wall of said at least one first trench (See Figure 3);

h) a first material serving as a control electrode (49) buried in at least one first trench and formed on said first insulating film (See Figure 3);

i) a first main electrode (51) electrically connected to at least a part of said first semiconductor region and formed over an almost whole surface of said fourth semiconductor layer (See Figure 3); and

j) a second main electrode (52) formed on the second major surface of said first semiconductor layer (See Figure 3).

In regards to claim 1, Takahashi fails to disclose the following:

a) a second material formed in said at least one second trench, the second material not being a control electrode.

However, Osawa discloses a second material (10) formed in at least one second trench, the second material not being a control electrode. (See Figure 1). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Takahashi to include a second material formed in at least one second trench, the second material not being a control electrode as disclosed in Osawa because it aids in improving the breakdown voltage (See Abstract).

Additionally, since Takahashi and Osawa are both from the same field of endeavor, the purpose disclosed by Osawa would have been recognized in the pertinent art of Takahashi.

Art Unit: 2822

In regards to claim 2, Takahashi discloses the following:

a) distance between said at least one first trench and said at least one second trench is set to 5  $\mu\text{m}$  or less (See Column 17 Lines 64-66).

Additionally, the applicant has not established the critical nature of the dimension of 5  $\mu\text{m}$  or less. "The law is replete with cases in which the difference between the claimed invention and the prior art is some range or other variable within the claims. . . . In such a situation, the applicant must show that the particular range is critical, generally by showing that the claimed range achieves unexpected results relative to the prior art range." *In re Woodruff*, 919 F.2d 1575, 16 USPQ2d 1934 (Fed. Cir.1990).

In regards to claim 3, Takahashi discloses the following:

a) at least one first trench includes a trench formed in a predetermined direction along said first major surface of said first semiconductor layer (See Figure 3);

b) one second trench includes a trench formed in said predetermined direction seen on a plane (See Figure 3);

c) first semiconductor region includes a first section formed in a vicinity of said at least one first trench and a second section extended from said first partial region in such a direction as to go away from said at least one first trench (See Figure 3); and

d) first main electrode is directly formed on said second section to carry out an electrical connection to said first semiconductor region (See Figure 3).

In regards to claim 4, Takahashi discloses the following:

a) a third section which is further extended from said second partial section and is formed in a vicinity of said at least one second trench (See Figure 3); and

b) first main electrode is further formed directly on said third section to carry out said electrical connection to said first semiconductor region (See Figure 3).

In regards to claim 5, Takahashi discloses the following:

a) second and third sections include a plurality of second and third partial regions respectively (See Figure 15 and Figure 21); and

Art Unit: 2822

b) plurality of third sections are selectively formed in the vicinity of said at least one second trench (See Figure 15 and Figure 21).

In regards to claim 6, Takahashi discloses the following:

a) a second semiconductor region of the first conductivity type formed in said surface of said fourth semiconductor layer contiguous to said at least one second trench, said second semiconductor region having a concentration of an impurity of the first conductivity type set to be higher than that of said fourth semiconductor layer (See Figure 3).

In regards to claim 7, Takahashi discloses the following:

a) concentration of said impurity of the first conductivity type in said second semiconductor region is set to be higher than a concentration of an impurity of the second conductivity type in said first semiconductor region (See Figure 3).

In regards to claim 8, Takahashi discloses the following:

a) a plurality of second trenches (See Figure 15).

In regards to claim 9, Takahashi discloses the following:

a) at least one first trench and said at least one second trench have equal formation widths (See Figure 3).

In regards to claim 10, Takahashi discloses the following:

a) a second insulating film formed on an internal wall of said at least one second trench (See Figure 3).

In regards to claim 11, Takahashi discloses the following:

a) conductive region buried in said at least one second trench and formed on said insulating film (See Figure 3).

In regards to claim 21, Takahashi discloses the following:

a) first semiconductor region is not vicinal to said at least one second trench (See Figure 3).

In regards to claims 22 and 23, Takahashi discloses the following:

a) the first main electrode is formed in direct contact over an entire top surface of said fourth semiconductor layer around said at least one second trench (See Figure 3).

Art Unit: 2822

In regards to claim 24, Takahashi discloses the following:

a) a plurality of first trenches, wherein said at least one second trench is provided between two adjacent first trenches (See Figure 3).

In regards to claim 25, Takahashi discloses the following:

a) a plurality of second trenches provided between two adjacent first trenches (See Figure 3).

In regards to claim 26, Takahashi discloses the following:

a) the first main electrode is formed in direct contact over an entire top surface of said fourth semiconductor layer among said plurality of second trenches (See Figure 3).

In regards to claim 27, Takahashi discloses the following:

a) the first main electrode is formed in direct contact over entire said top surface of said fourth semiconductor layer between each first trench of said plurality of first trenches and each second trench of said plurality of second trenches (See Figure 3).

In regards to claim 28, Takahashi discloses the following:

a) the first main electrode is formed in direct contact over an entire top surface of said fourth semiconductor layer around said at least one second trench (See Figure 3).

In regards to claim 29, Takahashi discloses the following:

a) the first main electrode is formed in direct contact over entire said top surface of said fourth semiconductor layer between each first trench of said plurality of first trenches and said at least one second trench (See Figure 3).

In regards to claim 30, Takahashi discloses the following:

a) the first main electrode is formed in direct contact over an entire top surface of said fourth semiconductor layer around said at least one second trench (See Figure 3).

In regards to claim 31, Takahashi discloses the following:

a) the first main electrode is formed in direct contact over entire said top surface of said fourth semiconductor layer between said at least one first trench and said at least one second trench (See Figure 3).



Art Unit: 2822

In regards to claim 32, Takahashi fails to disclose the following:

- a) first material is identical to said second material.

However, Osawa discloses a first material that is identical to the second material (See Column 6 Lines 28, 29, 50 and 51). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Takahashi to include a first material that is identical to the second material as disclosed in Osawa because it aids in improving the breakdown voltage (See Abstract).

Additionally, since Takahashi and Osawa are both from the same field of endeavor, the purpose disclosed by Osawa would have been recognized in the pertinent art of Takahashi.

8. Claim 12 is rejected under 35 U.S.C. 103(a) as obvious over Takahashi (U.S. Patent No. 5,960,264) in view of Osawa (U.S. Patent No. 6,501,129) and Uenishi et al. (U.S. Patent No. 5,894,149).

In regards to claim 12, Takahashi fails to disclose the following:

- a) first main electrode is directly formed on said conductive region.

However, Uenishi et al. ("Uenishi") discloses an electrode (10) formed on a conductive region (80) (See Figure 42). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Takahashi to include an electrode formed on a conductive region as disclosed in Uenishi because it aids reducing the area of the trenches (See Column 20 Lines 18-39).

Additionally, since Takahashi and Uenishi are both from the same field of endeavor, the purpose disclosed by Uenishi would have been recognized in the pertinent art of Takahashi.

Art Unit: 2822

9. Claim 13 is rejected under 35 U.S.C. 103(a) as obvious over Takahashi (U.S. Patent No. 5,960,264) in view of Osawa (U.S. Patent No. 6,501,129) and Takahashi (U.S. Patent No. 6,001,678).

In regards to claim 13, Takahashi fails to disclose the following:

a) a sixth semiconductor layer of the second conductivity type formed between said first semiconductor layer and said second semiconductor layer, said sixth semiconductor layer having a concentration of an impurity of the second conductivity type higher than that of said second semiconductor layer.

However, Takahashi discloses a sixth layer (61) of the second conductivity type (See Figure 12). It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the semiconductor device of Takahashi to include a sixth layer of a second conductivity type as disclosed in Takahashi because it aids increasing the switching speed (See Column 7 Lines 39-46).

Additionally, since Takahashi and Takahashi are both from the same field of endeavor, the purpose disclosed by Takahashi would have been recognized in the pertinent art of Takahashi.

### ***Conclusion***

10. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period

Art Unit: 2822

will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Monica Lewis whose telephone number is 703-305-3743.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 703-308-4905. The fax phone number for the organization where this application or proceeding is assigned is 703-308-7722 for regular and after final communications. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

ML

March 4, 2003

  
AMIR ZARABIAN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800